Scan and BIST Can Almost Achieve Test Quality Levels
نویسنده
چکیده
Structural testing with both scan test and Built-in Self-Test (BIST) has proven effective for detecting both gross static and at-speed defects. As tools and techniques improve, structural testing is approaching the high level of test quality necessary to eliminate test escapes. However, scan and BIST do not accomplish all that is needed. Parametric and functional tests are still needed for advanced microprocessor and Systems on Chip (SoC) designs
منابع مشابه
Switching Activity Reduction Using Scan Shift Operation
This paper presents BIST TPG (built in self test) for low power dissipation and high fault coverage a low hardware overhead test pattern generator (TPG) for scan-based built-in self-test (BIST) that can reduce switching activity in circuits under test (CUTs) during BIST and also achieve very high fault coverage with reasonable lengths of test sequences. The proposed BIST TPG subside transitions...
متن کاملWeighted Random and Transition Density Patterns For Scan-BIST
Weighted random patterns (WRP) and transition density patterns (TDP) can be effectively deployed to optimize test length with higher fault coverage in scan-BIST circuits. New test pattern generators (TPG) are proposed to generate weighted random patterns and controlled transition density patterns to facilitate efficient scan-BIST implementations. We achieve reduction in test application time wi...
متن کاملEfficient Scan-Based BIST Architecture for Application-Dependent FPGA Test
FPGAs are attractive devices due to their low development cost and short time-to-market, and widely used not only for reconfigurable purpose but also as applicationdependent embedded devices for low-volume products. This paper presents a scan-based BIST architecture for testing of application-dependent circuits configured on FPGA. In order to build up BIST components such as LFSR, MISR and scan...
متن کاملPower Problems in VLSI Circuit Testing
Controlling or reducing power consumption during test and reducing test time are conflicting goals. Weighted random patterns (WRP) and transition density patterns (TDP) can be effectively deployed to reduce test length with higher fault coverage in scan-BIST circuits. New test pattern generators (TPG) are proposed to generate weighted random patterns and controlled transition density patterns t...
متن کاملDeterministic partitioning techniques for fault diagnosis in scan-based BIST
A deterministic partitioning technique for fault diagnosis in Scan-Based BIST is proposed. Properties of high quality partitions for improved fault diagnosis times are identified and low cost hardware implementations of high quality deterministic partitions are outlined. The superiority of the partitions generated by the proposed approach is confirmed through mathematical analysis. Theoretical ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002